

LISTING OF CLAIMS:

This listing of claims replaces all prior versions, and listings, of claims in the
5 referenced application.

1 1. (Currently Amended) A tri-stable MOS latch comprising:
2 a first series circuit coupling first and second supply voltage terminals, with
3 the first series circuit including a first load element coupling the first supply voltage terminal
4 to a first node, a first biasing element coupling the first node to a second node, and a first
5 MOS transistor, including source, drain, and gate terminals coupling the second node to the
6 second supply voltage terminal;
7 a second series circuit coupling the first and second supply voltage terminals,
8 with the second series circuit including a second load element coupling the first supply
9 voltage terminal to a third node, a second biasing element coupling the third node to a fourth
10 node, and a second MOS transistor, including source, drain, and gate terminals coupling the
11 fourth node to the second supply voltage terminal;
12 a feedback network coupling the first node to the gate terminal of the second
13 MOS transistor and third node to the gate terminal of the first MOS transistor;
14 with said first and second load elements, [✓] biasing elements, and MOS
15 transistors fabricated utilizing MOSFET technology and with the load and biasing elements ??
16 creating substantially identical voltage drops to ~~identically, within part tolerances,~~ bias the
17 first and second MOS transistors in triode mode to achieve a third stable operating point. ?

1 2. (Currently Amended) The apparatus of claim 1 wherein:
2 said first and second biasing elements ~~are~~ is a resistors.

1 3. (Currently Amended) The apparatus of claim 1 wherein:
2 said first and second biasing elements ~~are~~ is a diode-connected transistors.

1 4. (Currently Amended) A tri-stable CMOS latch comprising:

2 a first series circuit coupling first and second supply voltage terminals, with
3 the first series circuit including a first PMOS transistor, including source, drain, and gate
4 terminals coupling the first supply voltage terminal to a first node, a first biasing element
5 coupling the first node to a second node, and a first NMOS transistor, including source, drain,
6 and gate terminals coupling the second node to the second supply voltage terminal;

7 a second series circuit coupling the first and second supply voltage terminals,
8 with the second series circuit including a second PMOS transistor, including source, drain,
9 and gate terminals coupling the first supply voltage terminal to a third node, a second biasing
10 element coupling the third node to a fourth node, and a second NMOS transistor, including
11 source, drain, and gate terminals coupling the fourth node to the second supply voltage
12 terminal;

13 a feedback network coupling the first node to the gate terminal of the second
14 NMOS transistor, the second node to the gate terminal of the second PMOS transistor, the
15 third node to the gate terminal of the first NMOS transistor, and the fourth node to the gate
16 terminal of the first PMOS transistor;

17 with said first and second biasing elements, and MOS transistors fabricated
18 utilizing MOSFET technology and with the biasing elements creating substantially identical
19 voltage drops to ~~identically, within part tolerances,~~ bias the first and second PMOS and
20 NMOS transistors in triode mode to achieve a third operating point.

1 5. (Currently Amended)The apparatus of claim 4 wherein:

2 said first and second biasing elements are ~~is a~~ resistors.

1 6. (Currently amended, Allowable))The apparatus of claim 1 wherein:

2 said first and second biasing elements are ~~is a~~ diode-connected transistors.

1 7. (Currently amended, Allowable) An MOS circuit comprising:

2 a current source;

3 a first clocking transistor having source, drain, and gate terminal with said its
4 source terminal coupled to the current source, where the first clocking transistor conducts
5 when a first control signal, received at said its gate terminal, is asserted;

6 a tristable MOS latch including:

7 first and second inputs for receiving ternary logic signals in either a
8 first, second, or third state;

9 a first series circuit coupling a first supply voltage terminal to the drain
10 terminal of said first clocking transistor, with the first series circuit including a first
11 load element coupling the first supply voltage terminal to a first node, a first biasing
12 element coupling the first node to a second node, and a first MOS transistor, including
13 source, drain, and gate terminals coupling the second node to the drain terminal of
14 said first clocking transistor;

15 a second series circuit coupling a first supply voltage terminal to the
16 drain terminal of said first clocking transistor, with the second series circuit including
17 a second load element coupling the first supply voltage terminal to a third node, a
18 second biasing element coupling the third node to a fourth node, and a second MOS
19 transistor, including source, drain, and gate terminals coupling the fourth node to the
20 drain terminal of said first clocking transistor;

21 a feedback network coupling the first node to the gate terminal of the
22 second MOS transistor and third node to the gate terminal of the first MOS transistor;

23 with said first and second load elements, biasing elements, and MOS
24 transistors fabricated utilizing MOSFET technology and with the load and biasing
25 elements creating substantially identical voltage drops to identically, within part
26 tolerances, bias the MOS transistors in triode mode to achieve a third stable operating
27 point;

28 a second clocking transistor having source, drain, and gate terminal with its
29 source terminal coupled to the current source, where the second clocking transistor conducts
30 when a second control signal, received at said its gate terminal, is asserted;

31 an input circuit including:

32 first and second series circuits respectively coupling the first and third
33 nodes to the drain terminal of the second clocking transistor, with the first series
34 circuit including a first input transistor having source, drain, and gate terminals, the
35 first input transistor coupled to the first input to receive ~~for receiving~~ a first input
36 signal at said its gate terminal and with the second series circuit including a second
37 input transistor having source, drain, and gate terminals, the second input transistor

A1
(contd)

38 coupled to the second input to receive ~~for receiving~~ a second input signal at said its
39 gate terminal;
40 where the tristable latch ~~will holds~~ any of the first, second, or third ~~three~~ states
41 ~~previously~~ applied to the inputs when the first control signal is asserted and the second
42 control signal is not asserted.

1 8. (Withdrawn)

1 9. (Currently Amended) A method for utilizing a MOS circuit in a ternary
2 logic unit that receives one of three possible input signal levels, with the MOS circuit in the
3 form of a MOS latch including an additional biasing element in the cross-coupling feedback
4 structure, with the additional biasing element having a biasing characteristic that causes the
5 MOS latch to have three stable operating points, said method comprising the acts of:
6 ~~including the MOS circuit in a ternary logic unit that receives one of three~~
7 ~~possible input signal levels;~~
8 coupling the MOS circuit to receive the a ternary logic input signal in a first,
9 second, or third state ~~three state input signals;~~
10 ~~and to latching the state of the ternary~~ logic input signal received by the MOS
11 circuit accordingly; and
12 utilizing the state latched by the MOS circuit to perform ternary logic
13 functions.

A!
(canceled)